PCT

(74) Agent: DRAKE, Paul, S.; Advanced Micro Devices, Inc., 5204 East Ben White Boulevard, M/S 562, Austin, TX 78741


WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6: WO 99/53535 (11) International Publication Number: A1 H01L 21/28, 21/60, 21/336, 21/3105 (43) International Publication Date: 21 October 1999 (21.10.99) PCT/US98/22004 (81) Designated States: JP, KR, European patent (AT, BE, CH, CY, (21) International Application Number: DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, (22) International Filing Date: 19 October 1998 (19.10.98) Published (30) Priority Data: US 09/060,522 14 April 1998 (14.04.98) With international search report. (71) Applicant: ADVANCED MICRO DEVICES, INC. [US/US]; One AMD Place, Mail Stop 68, Sunnyvale, CA 94088-3453 (72) Inventors: RICHART, Robert, B.; 10610 Pinkney Lane, Austin, TX 78739 (US). GARG, Shyam; 4007 Tecate Trail, Austin, TX 78739 (US).

(54) Title: METHOD FOR SELECTIVELY FORMING A SILICIDE AFTER A PLANARIZATION STEP



(57) Abstract

(US).

The present invention describes the formation of a silicide layer upon a gate conductor by using a masking layer which covers the source/drain regions of the transistor. The method includes forming a masking layer over a semiconductor substrate such that the gate conductor is substantially covered by the masking layer. The masking layer is preferably planarized using any of a variety of well known techniques. After planarization of the masking layer, the masking layer is etched such that an upper surface of the gate conductor is exposed. A silicide layer is preferably formed upon the upper surface of the gate conductor. The masking layer prevents the concurrent formation of silicide upon the source/drain regions.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
ΑU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
ΑZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	Œ	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	zw	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand	2511	Zimozowe
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	Li	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

TITLE: METHOD FOR SELECTIVELY FORMING A SILICIDE AFTER A PLANARIZATION STEP

BACKGROUND OF THE INVENTION

5

10

15

20

25

30

35

1. Field of the Invention

This invention relates to semiconductor processing and, more particularly, to a method for forming a MOS transistor with a silicide layer formed on the gate conductor without concurrent formation of silicide on the source and drain regions.

2. Description of the Related Art

The fabrication of a metal-oxide semiconductor ("MOS") transistor is well known in the art of semiconductor processing. As the transistor dimensions of integrated circuits decrease, the sheet resistivity of the shallow junctions of the lightly doped drain ("LDD") regions increases. To reduce these resistance values, a silicide is typically formed over these regions. Additionally, it is also important to reduce the interconnect resistance of the polysilicon gate to the interconnect lines. Reduction of the interconnect resistance typically decreases the RC time delays, thus increasing the performance of the integrated circuit. A procedure which simultaneously reduces the resistance values of the source/drain regions, as well as the interconnect resistance of the gate conductor, is known as a self-aligned silicide ("salicide") procedure. A salicide procedure involves depositing a metal over a MOS transistor and reacting the metal with any exposed silicon-based areas to form silicide portions. Following silicide formation, a selective etch removes the unreacted metal without attacking the silicide.

Fig. 1 depicts a typical MOS conductor after salicidation of the exposed silicon surfaces. Typically, a refractory metal is deposited over the semiconductor topography. A variety of refractory metals may be used. including, but not limited to, tungsten, titanium, tantalum, cobalt, and molybdenum. After deposition of the refractory metal the MOS transistor is subjected to an anneal process. The anneal process preferably causes the growth of silicide layers 60 and 62 over the source/drain 44 and gate conductor regions 30, respectively. Note that the spacers 50 are used to prevent silicide from forming along the walls of the gate conductor. This typically prevents the gate and the source/drain regions from becoming electrically connected. After the silicide formation is complete, all non-reacted metal is removed.

The salicide process has the limitation that the gate and the source/drain silicides are formed at the same time. For most devices, it is desirable that a silicide layer is formed on the gate, thus allowing the gate to have the lowest possible interconnect resistance. However, in some devices, it is undesirable that a silicide is formed on the source/drain regions. For example, many flash EPROM devices incorporate resistors within the source and/or drain regions. In order to operate per design, the resistance value of these devices may need to be quite high. If a silicide is formed in a highly resistive source or drain area, the EPROM device may be rendered inoperable.

Another problem associated with silicide formation on the source and/or drain areas may relate to diffusion

problems. For example, it is known that some refractory metals readily diffuse into the source and/or drain regions during salicide formation. This diffusion tends to lead to spiking through the junction, causing substantial leakage problems.

One method to overcome the above problem involves the selective etching of a deposited silicide layer. Typically, a refractory metal silicide is deposited over the source/drain regions, as well as the polysilicon layer, prior to the formation of the gate conductor. A masking step must therefore be used, whereby the regions where the silicide is desired are masked using standard photolithographic techniques. The unmasked portions of the silicide are typically etched, leaving silicide in the desired locations. Typically, tungsten silicide (WSi₂) is used for such a procedure, even though it has a higher resistance than other metal silicides (e.g., titanium silicide, TiSi₂). Titanium silicide is typically not used because, although it is desirable for its low resistance, it is much more difficult to etch than WSi₂. In addition, this process may suffer from alignment problems as the size of the transistors drops to sub-micron levels.

It is therefore desirable to devise a process by which a self-aligned silicidation of the gate structures may be accomplished without the concurrent silicidation of the source/drain regions. It is further desirable that such a process involves a minimal number of additional steps. It is still further desired that the process be applicable to low resistance refractory metal silicides (e.g., TiSi₂) defined exclusively to the gate conductor.

SUMMARY OF THE INVENTION

The problems identified above are in large part addressed by the method hereof for forming silicided gate conductors upon a semiconductor substrate. That is, the present invention contemplates the formation of a silicide layer upon a gate conductor by using a masking layer which covers the source/drain regions of the transistor. The masking layer is preferably formed without the use of photolithographic techniques, thus avoiding alignment problems.

A transistor may be formed on a semiconductor substrate, as is well known in the art. The transistor includes a gate conductor which is preferably situated adjacent to source/drain regions. The source/drain regions may include an LDD structure. The gate conductor preferably includes a layer of polysilicon which will later be rendered conductive by a subsequent implanting step. Spacers are preferably formed adjacent to the gate conductor. The spacers are preferably used to form the LDD regions.

A masking layer is preferably formed over the semiconductor substrate covering the gate conductor. After formation of the masking layer, the masking layer is preferably planarized such that the upper surface of the masking layer is substantially flat and co-planar with the gate conductor upper surface. A number of methods and materials are available for performing the formation of a substantially planar masking layer. These methods may include, but are not limited to, formation of a masking layer via a spin-on process, planarization of a masking layer via sacrificial-layer etchback, or chemical-mechanical polishing.

After planarization of the masking layer, the masking layer is preferably etched such that the upper surface of the gate conductor is exposed. Preferably, the masking layer is removed to a point below the upper surface of the gate conductor. The process conditions may be chosen such that the masking layer is removed with high selectivity against removal of the underlying gate conductor material.

5

10

15

20

25

30

A refractory metal is preferably deposited over the semiconductor topography. A variety of refractory metals may be used, including, but not limited to, tungsten, titanium, tantalum, cobalt, and molybdenum. After deposition of the metal, the metal is preferably subjected to an anneal process. The anneal process preferably causes the growth of silicide within the upper surface of gate conductor. The masking layer and spacers preferably prevent formation of silicide in the LDD regions. After the anneal process, all non-reacted metal is preferably removed, leaving the formed silicide over the gate conductor.

After the silicide layer is formed, the remainder of the masking layer may be removed by a dry etch process. Alternatively, a dielectric insulating layer may formed over the masking layer and gate conductor. The insulating layer preferably protects the gate conductor and silicide from subsequent processing steps.

10

BRIEF DESCRIPTION OF THE DRAWINGS

Other objects and advantages of the invention will become apparent upon reading the following detailed description and upon reference to the accompanying drawings in which:

15

Fig. 1 is a partial cross-sectional view of the semiconductor topography subsequent to a salicide processing step performed on the device of Fig. 1, wherein silicide layers are formed upon the gate conductors and the source/drain regions;

20

Fig. 2 is a partial cross-sectional view of a semiconductor topography, wherein two gate conductors are formed, separated by an isolation structure;

Fig. 3 is a partial cross-sectional view of the semiconductor topography according to a processing step subsequent to Fig. 2, wherein a planarized dielectric layer is deposited across the semiconductor substrate;

25

Fig. 4 is a partial cross-sectional view of the semiconductor topography according to a processing step subsequent to Fig. 3, wherein the planarized dielectric layer is etched back;

30

Fig. 5 is a partial cross-sectional view of the semiconductor topography according to a processing step subsequent to Fig. 4, wherein a silicide layer is formed on the upper surface of the gate conductor;

Fig. 6 is a partial cross-sectional view of the semiconductor topography according to a processing step subsequent to Fig. 5, wherein the remaining portion of the planarized dielectric layer is removed; and

35

Fig. 7 is a partial cross-sectional view of the semiconductor topography according to a processing step subsequent to Fig. 6, wherein an insulating layer is formed over the remaining planarization layer.

While the invention is susceptible to various modifications and alternative forms, specific embodiments thereof are shown by way of example in the drawings and will herein be described in detail. It should be

understood, however, that the drawings and detailed description thereto are not intended to limit the invention to the particular form disclosed, but on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the present invention as defined by the appended claims.

DETAILED DESCRIPTION OF THE INVENTION

Turning now to the drawings, Fig. 2 is a partial cross-sectional view of a semiconductor substrate 10 with two transistors formed upon the semiconductor substrate surface. Semiconductor substrate 10 preferably comprises lightly doped n-type or p-type single-crystalline silicon. Isolation structure 20 is preferably formed in the field region of semiconductor substrate 10. Isolation structure 20 is shown here as a shallow trench filled with a dielectric material, but it may alternatively comprise a LOCOS type isolation structure.

Deposited upon the semiconductor substrate 10 is a dielectric layer 14. Dielectric layer 14 is preferably made of silicon dioxide. The dielectric layer 14 is preferably either deposited or grown from a heated, oxygen bearing source. Deposited upon the dielectric layer 14 is a gate material layer 30. The gate material is preferably made of polysilicon which will later be rendered conductive by a subsequent implanting step. The gate material layer 30 is preferably deposited using a low pressure chemical vapor deposition ("CVD") process. The dielectric layer and the gate material layer together form a gate conductor structure.

The source/drain regions are now preferably formed adjacent to the gate conductor. The source/drain region may be formed by ion implantation into the junction regions, with the gate conductor serving as a mask to prevent implantation of the source/drain ions into the channel region.

Preferably, an LDD structure is formed. The LDD implant is preferably forwarded into substrate 10 after formation of gate conductor 30. Gate conductor 30 may serve to mask the LDD implant from channel region 32. The LDD implant may be n-type or p-type depending on the type of transistor to be formed. The gate conductor 30 preferably serves to align the LDD implant area 40 adjacent to the gate conductor.

A spacer layer is preferably deposited across the entire semiconductor topography to form a conformal layer. After deposition, the material preferably undergoes an anisotropic etch. An anisotropic etch, such as a plasma etch, employs both physical and chemical removal mechanisms. Ions are typically bombarded at an angle substantially perpendicular to the semiconductor substrate upper surface. This causes substantially horizontal surfaces to be removed faster than substantially vertical surfaces. During this etching procedure the spacer layer is preferably removed such that the only regions of the spacer layer which remain may be those regions near substantially vertical surfaces. The remaining regions of the spacer layer are henceforth referred to as spacers 50.

After spacer formation, the source drain regions are formed. Gate conductor 30 and spacers 50 preferably serve to mask the source/drain implant from channel region 32 and a portion of the LDD areas under the spacers 40. The source/drain implant is preferably of the same dopant species as the LDD implant, albeit at a higher concentration and energy than the LDD implants. Resulting from the source drain implant, source/drain regions 44 are produced. The spacers 50 preferably serve to align the source/drain regions 44 a spaced distance from the gate conductor 30.

After formation of the transistor is completed, it is preferred that a silicide layer is produced within the upper surface of gate conductor 30 without forming a silicide layer within the source/drain regions. The

5

10

15

20

25

30

formation of a silicide layer over the gate conductor, but not the source drain regions, is typically used for devices requiring high resistance resistors. For example, many flash EPROM devices make use of high resistance n⁺ and p⁺ diffused resistors. While the formation of a silicide layer on the gate of such structures may increase the performance of these devices, the formation of silicide on the source drain regions may render the device inoperable.

Referring to Figure 3, a masking layer 70 is preferably formed over the semiconductor substrate 10. Masking layer 70 preferably covers gate conductor 30. After formation of the masking layer, the masking layer is preferably planarized such that the upper surface of the masking layer 72 is substantially planar. A number of methods and materials are available for performing the formation of a substantially planar masking layer. These methods may include, but are not limited to, formation of a masking layer via a spin-on process, planarization of a masking layer via sacrificial-layer etchback, and chemical-mechanical polishing.

In one embodiment, the planarized masking layer is preferably produced by applying a liquid form of the masking layer onto the semiconductor substrate and subsequently curing the masking layer to a solid. The liquid form of the masking layer is preferably applied via a spin coating procedure. In a spin coating procedure, the liquid form of the masking layer is preferably dispensed onto the silicon substrate. The silicon substrate may be rapidly spun until the liquid is uniformly spread across the wafer. After a uniform layer of the masking liquid is formed, the masking layer is preferably cured to form a solid masking layer having a substantially planar surface. This method can be used with a variety of materials including, but not limited to, polyimide, photoresist, and spin-on glasses. When a photoresist material is used, the liquid photoresist is typically cured to a solid masking layer by spinning the wafer at a constant speed until the solvent has evaporated from the photoresist material. Polyimide and spin-on glasses typically require a baking process in which the wafer is heated to cure the masking layer. In some cases the baking process is used to flow the polymide or spin-on glass to improve the planarity.

In an other embodiment, a sacrificial etchback method may be used. This process is preferably carried out by first depositing a CVD film that will serve as a masking layer. Preferably the masking layer is silicon oxide or silicon oxynitride. This masking layer is preferably covered with a planarization layer which will subsequently be etched off. Preferably, the planarization layer is formed from a liquid-based masking layer in the manner previously described. After the planarization layer has been cured, the upper surface of the planarization layer is preferably substantially planar. The planarization layer is preferably etched back in by a plasma until the topmost regions of the masking layer are exposed. The etch chemistry may then be modified such that the planarization layer and the masking layer are etched at approximately the same rate. The etch is preferably continued until all of the planarization layer is etched away. At this point, the surface of the masking layer is preferably substantially planar, since the profile of the planarization layer is transferred to the masking layer.

In another embodiment, a chemical-mechanical polishing of the masking layer may be used to create a planar surface. The chemical-mechanical process involves holding and rotating the semiconductor substrate against a wetted polishing surface under controlled chemical, pressure, and temperature conditions. A chemical slurry containing a polishing agent, such as alumina or silica, is preferably used as the polishing material. Additionally, the chemical slurry may contain selected chemicals which etch the masking layer during processing. The combination of mechanical and chemical removal of material during polishing preferably results in the removal of the elevated portions of the masking layer faster than the lower portions. In this manner, a

5

10

15

20

25

30

substantially planarized surface may be obtained.

5

10

15

20

25

30

35

After planarization of the masking layer 70, the masking layer is preferably etched such that the upper surface 34 of gate conductor 30 is exposed, as depicted in Fig. 4. Preferably, the masking layer is removed to a point below the upper surface 34 of the gate conductor. Removal of the masking layer is preferably achieved by a dry etch process, e.g., a plasma etch. The process conditions may be chosen such that the masking layer is removed with high selectivity against removal of the underlying gate conductor material.

Fig. 5 depicts silicidation of the exposed gate conductor surface. A refractory metal is preferably deposited over the semiconductor topography. A variety of refractory metals may be used, including, but not limited to tungsten, titanium, tantalum, cobalt, and molybdenum. Preferably, titanium is used to form silicide layer 62. The refractory metal is preferably deposited using a CVD process. After deposition of the metal, the metal is preferably subjected to an anneal process. The anneal process is preferably conducted at a temperature above about 600 °C. The anneal process preferably causes the growth of silicide 62 within the upper surface of gate conductor 30. The masking layer 70 and spacer 50 preferably prevent formation of silicide in the LDD regions 40. After the anneal process, all non-reacted metal is preferably removed leaving the formed silicide 62 over gate conductor 30. The silicide is then fully annealed at a temperature above about 800°C. The silicide serves to enhance conductivity of subsequent metalization layers drawn to the gate conductor.

After the silicide layer is formed, the remainder of the masking layer may be removed by a dry etch process, e.g., a plasma etch, as depicted in Figure 6. The process conditions may be chosen such that the masking layer is removed with high selectivity against removal of the spacers 50 and the silicide 62. Alternatively, a dielectric insulating layer 80 may be formed over the masking layer 70 and gate conductor 30, as depicted in Figure 7. The insulating layer preferably protects gate conductor 30 and silicide 62 from subsequent processing steps. Contact vias or plugs may thereafter be formed in the insulating layer 80 and masking layer 70 down to the source and/or drain areas. The contact vias, in combination with overlying gate conductors, interconnect the transistors within an integrated circuit.

An advantage of the present method is that it preferably allows the formation of a silicide layer upon the gate conductor, without the concurrent formation of silicide upon the source/drain regions. The process preferably accomplishes this while still forming a self-aligned silicide upon the gate conductor. The method takes advantage of a masking layer which is prepared such that the source/drain regions are protected, while the upper surface of the gate conductor is exposed. The masking layer is preferably formed without the use of a photoresist masking step, thus avoiding any alignment problems which may be encountered when forming sub-micron transistors. By leaving the upper portion of the conductive gate exposed, while protecting the other regions of the transistor, the silicide may be formed using a self-aligned method.

It will be appreciated to those skilled in the art having the benefit of this disclosure, that this invention is believed to be capable of forming a silicided gate conductor of a transistor, without concurrent silicidation of the source/drain regions. Furthermore, it is also to be understood that the form of the invention shown and described is to be taken as exemplary, presently preferred embodiments. Various modifications and changes may be made without departing from the spirit and scope of the invention as set forth in the claims. It is intended that the following claims be interpreted to embrace all such modifications and changes.

WHAT IS CLAIMED IS:

1. A method for forming a transistor, comprising:

forming a gate conductor upon a semiconductor substrate, the gate conductor comprising a dielectric layer and a gate material layer, the gate material layer positioned above the dielectric layer;

implanting a source/drain region adjacent to the gate conductor;

depositing a masking layer on an upper surface of the semiconductor substrate such that the masking layer substantially covers the gate conductor;

planarizing the masking layer;

etching the masking layer to a point such that an upper surface of the gate conductor is substantially exposed; and

forming a silicide layer upon the upper surface of the gate conductor.

- 20 2. The method of claim 1, wherein the gate conductor is a control gate above a floating gate in a flash EPROM device.
 - 3. The method of claim 1, wherein the dielectric layer comprises silicon dioxide.
- 25 4. The method of claim 1, wherein the gate material comprises polysilicon.
 - 5. The method of claim 1, wherein the masking layer comprises polyimide.
 - 6. The method of claim 1, wherein the masking layer comprises photoresist.

7. The method of claim 1, wherein the masking layer comprises CVD oxide.

- 8. The method of claim 1, wherein the masking layer comprises BPSG.
- 35 9. The method of claim 1, wherein the masking layer comprises spin-on glass.
 - 10. The method of claim 1, wherein planarizing the masking layer comprises spin-on application of a liquid masking layer.

11. The method of claim 10, wherein the masking layer planarity is improved by semi-liquid flow using a bake process.

12. The method of claim 1, wherein planarizing the masking layer comprises:

5

depositing a spin-on liquid planarization layer upon the masking layer, wherein an etch rate of the planarization layer is substantially equal to an etch rate of the masking layer; and

curing the planarization layer such that the planarization layer becomes substantially solid; and

10

etching the planarization layer and the masking layer until substantially all of the planarization layer is removed.

- 13. The method of claim 12, wherein the depositing the masking layer comprises chemical vapor depositing a dielectric material, and wherein the dielectric material is chosen from the group consisting of silicon oxide and silicon oxynitride.
 - 14. The method of claim 12, wherein a material for the planarization layer is chosen from the group consisting of polyimide, photoresist, and spin-on glasses.

20

- 15. The method of claim 1, wherein planarizing the masking layer comprises chemical-mechanical polishing of the masking layer.
- 16. The method of claim 1, wherein forming the silicide comprises:

25

depositing a refractory metal over the semiconductor substrate;

reacting a portion of the refractory metal with the upper surface of the gate conductor to produce a silicide layer; and

30

removing the unreacted refractory metal.

17. The method of claim 16, wherein the silicide is fully annealed following said removing of the unreacted refractory metal.

- 18. The method of claim 1, wherein the silicide is titanium silicide.
- 19. The method of claim 16, wherein the refractory metal is chosen from the group consisting of tungsten, titanium, tantalum, molybdenum, and cobalt.

20. The method of claim 1, further comprising removing the masking layer subsequent to forming the silicide layer.

- The method of claim 1, further comprising depositing an insulating layer over the semiconductor
 substrate subsequent to forming the silicide layer, wherein the insulating layer substantially covers the gate conductor.
 - 22. A method for forming a transistor, comprising:
- forming a gate conductor upon a semiconductor substrate, the gate conductor comprising a dielectric layer and a gate material layer, the gate material layer positioned above the dielectric layer;

implanting a source/drain region adjacent to the gate conductor;

- depositing a liquid masking layer on an upper surface of the semiconductor substrate such that the masking layer substantially covers the gate conductor, wherein the masking layer is substantially planar;
 - curing the masking layer such that the masking layer becomes substantially solid;

etching the masking layer to a point such that an upper surface of the gate conductor is substantially exposed; and

forming a silicide layer upon the upper surface of the gate conductor.

- 23. The method of claim 22, wherein a material for the masking layer is chosen from the group consisting of polyimide, photoresist, and spin-on glasses.
- 24. A method for forming a transistor, comprising:

forming a gate conductor upon a semiconductor substrate, the gate conductor comprising a dielectric layer and a gate material layer, the gate material layer positioned above the dielectric layer;

implanting a source/drain region adjacent to the gate conductor;

depositing an masking layer upon the semiconductor substrate:

depositing a spin-on liquid planarization layer upon the masking layer, wherein an etch rate of the planarization layer is substantially equal to an etch rate of the masking layer;

20

25

30

curing the planarization layer such that the planarization layer becomes substantially solid;

etching the planarization layer and the masking layer until substantially all of the planarization layer is removed;

5

etching the masking layer to a point such that an upper surface of the gate conductor is substantially exposed; and

forming a silicide layer upon the upper surface of the gate conductor.

10

25. The method of claim 24, wherein the depositing the masking layer comprises chemical vapor depositing a dielectric material, and wherein the dielectric material is chosen from the group consisting of silicon oxide and silicon oxynitride.

15

26. The method of claim 24, wherein a material for the planarization layer is chosen from the group consisting of polyimide, photoresist, and spin-on glasses.




Fig. 1 (Prior Art)




Fig. 2






Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7

Inter. ..onal Application No PCT/US 98/22004

A. CLASSII IPC 6	FICATION OF SUBJECT MATTER H01L21/28 H01L21/60 H01L2	1/336 H01L21/3105	
According to	o International Patent Classification (IPC) or to both national clas	ssification and IPC	
B. FIELDS	SEARCHED		
Minimum do IPC 6	cumentation searched (classification system followed by classi $H01L$	fication symbols)	
Documentat	tion searched other than minimum documentation to the extent t	hat such documents are included in the fields se	earched
Electronic d	ata base consulted during the international search (name of dat	ta base and, where practical, search terms used)
C. DOCUM	ENTS CONSIDERED TO BE RELEVANT		
Category °	Citation of document, with indication, where appropriate, of the	ne relevant passages	Relevant to claim No.
Х	US 5 086 017 A (LU CHIH-YUAN) 4 February 1992		1,3-7, 9-11, 16-19, 21-23
	see column 1, line 5 - line 12 see column 2, line 7 - line 25 see column 2, line 38 - line 6 see column 3, line 20 - line 5 see column 4, line 10 - column figures 2-4	2 8: figure 1	
Y A			12-14, 20,24-26 2,8,20
		-/	
X Furt	her documents are listed in the continuation of box C.	χ Patent family members are listed	in annex.
<u> </u>	ategories of cited documents :	"T" later document published after the inte	
consid "E" earlier of filling of	ent defining the general state of the art which is not dered to be of particular relevance document but published on or after the international date entry throw doubts on priority claim(s) or	or priority date and not in conflict with cited to understand the principle or th invention "X" document of particular relevance; the cannot be considered novel or canno involve an inventive step when the de-	the application but leary underlying the claimed invention t be considered to
which citatio "O" docum other	is cited to establish the publication date of another n or other special reason (as specified) ent referring to an oral disclosure, use, exhibition or means ent published prior to the international filing date but	"Y" document of particular relevance; the cannot be considered to involve an ir document is combined with one or m ments, such combination being obvious in the art.	claimed invention iventive step when the ore other such docu-
later t	han the priority date claimed	"&" document member of the same patent	family
	actual completion of the international search 29 January 1999	Date of mailing of the international se	arch report
	mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2	Authorized officer	
	NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Klopfenstein, P	

Form PCT/ISA/210 (second sheet) (July 1992)

Inter. "onal Application No PCT/US 98/22004

Category* Citation of document, with indication, where appropriate, of the relevant passages Y PATENT ABSTRACTS OF JAPAN vol. 012, no. 239 (E-630), 7 July 1988 & JP 63 031136 A (FUJITSU LTD), 9 February 1988 see abstract A PATENT ABSTRACTS OF JAPAN vol. 097, no. 006, 30 June 1997 & JP 09 055442 A (TOSHIBA CORP), 25 February 1997 see abstract X PATENT ABSTRACTS OF JAPAN vol. 014, no. 362 (E-0960), 6 August 1990 — & JP 02 126684 A (TOSHIBA CORP), 15 May 1990 see abstract A PATENT ABSTRACTS OF JAPAN vol. 014, no. 362 (E-0960), 6 August 1990 — & JP 02 126684 A (TOSHIBA CORP), 15 May 1990 see abstract A US 5 731 239 A (PEY KIN LEONG ET AL) 24 March 1998 see column 1, line 8 — line 15 see column 4, line 30 — column 5, line 4; figure 1 see column 5, line 64 — column 7, line 3; figures 3—7 A PATENT ABSTRACTS OF JAPAN vol. 015, no. 054 (E-1031), 8 February 1991 & JP 02 283034 A (MATSUSHITA ELECTRON CORP), 20 November 1990 see abstract X EP 0 437 306 A (PARADIGM TECHNOLOGY INC) 17 July 1991 see column 1, line 4 — line 9	22004
Y PATENT ABSTRACTS OF JAPAN vol. 012, no. 239 (E-630), 7 July 1988 & JP 63 031136 A (FUJITSU LTD), 9 February 1988 see abstract X PATENT ABSTRACTS OF JAPAN vol. 097, no. 006, 30 June 1997 & JP 09 055442 A (TOSHIBA CORP), 25 February 1997 see abstract X PATENT ABSTRACTS OF JAPAN vol. 014, no. 362 (E-0960), 6 August 1990 -& JP 02 126684 A (TOSHIBA CORP), 15 May 1990 see abstract X US 5 731 239 A (PEY KIN LEONG ET AL) 24 March 1998 see column 1, line 8 - line 15 see column 4, line 30 - column 5, line 4; figure 1 see column 5, line 64 - column 7, line 3; figures 3-7 A PATENT ABSTRACTS OF JAPAN vol. 015, no. 054 (E-1031), 8 February 1991 & JP 02 283034 A (MATSUSHITA ELECTRON CORP), 20 November 1990 see abstract X EP 0 437 306 A (PARADIGM TECHNOLOGY INC) 17 July 1991	
vol. 012, no. 239 (E-630), 7 July 1988 & JP 63 031136 A (FUJITSU LTD), 9 February 1988 see abstract X PATENT ABSTRACTS OF JAPAN vol. 097, no. 006, 30 June 1997 & JP 09 055442 A (TOSHIBA CORP), 25 February 1997 see abstract X PATENT ABSTRACTS OF JAPAN vol. 014, no. 362 (E-0960), 6 August 1990 -& JP 02 126684 A (TOSHIBA CORP), 15 May 1990 see abstract A US 5 731 239 A (PEY KIN LEONG ET AL) 24 March 1998 see column 1, line 8 - line 15 see column 4, line 30 - column 5, line 4; figure 1 see column 5, line 64 - column 7, line 3; figures 3-7 X PATENT ABSTRACTS OF JAPAN vol. 015, no. 054 (E-1031), 8 February 1991 & JP 02 283034 A (MATSUSHITA ELECTRON CORP), 20 November 1990 see abstract X EP 0 437 306 A (PARADIGM TECHNOLOGY INC) 17 July 1991	Relevant to claim No.
X PATENT ABSTRACTS OF JAPAN vol. 097, no. 006, 30 June 1997 & JP 09 055442 A (TOSHIBA CORP), 25 February 1997 see abstract X PATENT ABSTRACTS OF JAPAN vol. 014, no. 362 (E-0960), 6 August 1990 -& JP 02 126684 A (TOSHIBA CORP), 15 May 1990 see abstract X US 5 731 239 A (PEY KIN LEONG ET AL) 24 March 1998 see column 1, line 8 - line 15 see column 4, line 30 - column 5, line 4; figure 1 see column 5, line 64 - column 7, line 3; figures 3-7 X PATENT ABSTRACTS OF JAPAN vol. 015, no. 054 (E-1031), 8 February 1991 & JP 02 283034 A (MATSUSHITA ELECTRON CORP), 20 November 1990 see abstract X EP 0 437 306 A (PARADIGM TECHNOLOGY INC) 17 July 1991	12-14, 24-26
vol. 097, no. 006, 30 June 1997 & JP 09 055442 A (TOSHIBA CORP), 25 February 1997 see abstract X PATENT ABSTRACTS OF JAPAN vol. 014, no. 362 (E-0960), 6 August 1990 -& JP 02 126684 A (TOSHIBA CORP), 15 May 1990 see abstract X US 5 731 239 A (PEY KIN LEONG ET AL) 24 March 1998 see column 1, line 8 - line 15 see column 4, line 30 - column 5, line 4; figure 1 see column 5, line 64 - column 7, line 3; figures 3-7 A PATENT ABSTRACTS OF JAPAN vol. 015, no. 054 (E-1031), 8 February 1991 & JP 02 283034 A (MATSUSHITA ELECTRON CORP), 20 November 1990 see abstract EP 0 437 306 A (PARADIGM TECHNOLOGY INC) 17 July 1991	1,3,4, 9-11,22, 23
<pre>X PATENT ABSTRACTS OF JAPAN vol. 014, no. 362 (E-0960), 6 August 1990 -& JP 02 126684 A (TOSHIBA CORP), 15 May 1990 see abstract X US 5 731 239 A (PEY KIN LEONG ET AL) 24 March 1998 see column 1, line 8 - line 15 see column 4, line 30 - column 5, line 4; figure 1 see column 5, line 64 - column 7, line 3; figures 3-7 X PATENT ABSTRACTS OF JAPAN vol. 015, no. 054 (E-1031), 8 February 1991 & JP 02 283034 A (MATSUSHITA ELECTRON CORP), 20 November 1990 see abstract X EP 0 437 306 A (PARADIGM TECHNOLOGY INC) 17 July 1991</pre>	1-4,16, 18,19
vol. 014, no. 362 (E-0960), 6 August 1990 -& JP 02 126684 A (TOSHIBA CORP), 15 May 1990 see abstract X US 5 731 239 A (PEY KIN LEONG ET AL) 24 March 1998 see column 1, line 8 - line 15 see column 4, line 30 - column 5, line 4; figure 1 see column 5, line 64 - column 7, line 3; figures 3-7 A X PATENT ABSTRACTS OF JAPAN vol. 015, no. 054 (E-1031), 8 February 1991 & JP 02 283034 A (MATSUSHITA ELECTRON CORP), 20 November 1990 see abstract X EP 0 437 306 A (PARADIGM TECHNOLOGY INC) 17 July 1991	20 5-15,17, 21-26
X US 5 731 239 A (PEY KIN LEONG ET AL) 24 March 1998 see column 1, line 8 - line 15 see column 4, line 30 - column 5, line 4; figure 1 see column 5, line 64 - column 7, line 3; figures 3-7 X PATENT ABSTRACTS OF JAPAN vol. 015, no. 054 (E-1031), 8 February 1991 & JP 02 283034 A (MATSUSHITA ELECTRON CORP), 20 November 1990 see abstract EP 0 437 306 A (PARADIGM TECHNOLOGY INC) 17 July 1991	1-4,8
24 March 1998 see column 1, line 8 - line 15 see column 4, line 30 - column 5, line 4; figure 1 see column 5, line 64 - column 7, line 3; figures 3-7 A PATENT ABSTRACTS OF JAPAN vol. 015, no. 054 (E-1031), 8 February 1991 & JP 02 283034 A (MATSUSHITA ELECTRON CORP), 20 November 1990 see abstract X EP 0 437 306 A (PARADIGM TECHNOLOGY INC) 17 July 1991	5-16,18, 19,22-26
X PATENT ABSTRACTS OF JAPAN vol. 015, no. 054 (E-1031), 8 February 1991 & JP 02 283034 A (MATSUSHITA ELECTRON CORP), 20 November 1990 see abstract X EP 0 437 306 A (PARADIGM TECHNOLOGY INC) 17 July 1991	1,3,4,7, 15-19
vol. 015, no. 054 (E-1031), 8 February 1991 & JP 02 283034 A (MATSUSHITA ELECTRON CORP), 20 November 1990 see abstract EP 0 437 306 A (PARADIGM TECHNOLOGY INC) 17 July 1991	2,8,12, 13,20-26
CORP), 20 November 1990 see abstract X EP 0 437 306 A (PARADIGM TECHNOLOGY INC) 17 July 1991	1
17 July 1991	· .
see column 1, line 4 - line 9	1,3,4,6, 7,10,11, 16-19,21
see column 2, line 52 - column 3, line 4 see column 4, line 33 - column 7, line 12; figures 3A-3I see column 4, line 48 - line 51; figure 3J	
A	2,12-14, 22-26

Form PCT/ISA/210 (continuation of second sheet) (July 1992)

Intel ...onal Application No
PCT/US 98/22004

	PCT/US 98/22004	
Category °	ation) DOCUMENTS CONSIDERED TO BE RELEVANT Citation of document, with indication, where appropriate, of the relevant passages	
Calegory	ortalion of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5 372 673 A (STAGER CHARLES W ET AL) 13 December 1994 see column 1, line 12 - line 41 see column 2, line 16 - line 28 see column 4, line 22 - column 5, line 61; figures 1,2	1-4, 6-14, 22-26

Form PCT/ISA/210 (continuation of second sheet) (July 1992)

information on patent family members

Inter ...onal Application No PCT/US 98/22004

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5086017 A	04-02-1992	US 5280190 A	18-01-1994
US 5731239 A	24-03-1998	NONE	
EP 0437306 A	17-07-1991	US 5166771 A CA 2034075 A,C JP 4211134 A US 5620919 A US 5656861 A US 5124774 A US 5483104 A	24-11-1992 13-07-1991 03-08-1992 15-04-1997 12-08-1997 23-06-1992 09-01-1996
US 5372673 A	13-12-1994	JP 7335613 A	22-12-1995

Form PCT/ISA/210 (patent family annex) (July 1992)

THIS PAGE BLANK (USPTC)